Disclaimer: This information is provided as is. There may be errors in this information. You may use this information only if you agree that Minimalist / Coinop.org, its employees, and noted authors will never be held responsible for any damage, injury, death, mayhem, etc. caused by errors in the information. When working with high voltage, never work alone and always follow safety precautions.

Document Title: [68008.txt (text file)]

----------------------------------------------------------------
|                                                              |
|                                                              |
|                           Motorola                           |
|                                                              |
|         666      88888      000       000      88888         |
|        6        8     8    0   0     0   0    8     8        |
|       6         8     8   0   0 0   0   0 0   8     8        |
|       666666     88888    0  0  0   0  0  0    88888         |
|       6     6   8     8   0 0   0   0 0   0   8     8        |
|       6     6   8     8    0   0     0   0    8     8        |
|        66666     88888      000       000      88888         |
|                                                              |
|        68008 MICROPROCESSOR Instruction Set Summary          |
|                                                              |
|                    _________    _________                    |
|                  _|         \__/         |_                  |
|          <-- A3 |_|1                   48|_| A2 -->          |
|                  _|                      |_                  |
|          <-- A4 |_|2                   47|_| A1 -->          |
|                  _|                      |_                  |
|          <-- A5 |_|3                   46|_| A0 -->          |
|                  _|                      |_                  |
|          <-- A6 |_|4                   45|_| FC0 -->         |
|                  _|                      |_                  |
|          <-- A7 |_|5                   44|_| FC1 -->         |
|                  _|                      |_                  |
|          <-- A8 |_|6                   43|_| FC2 -->         |
|                  _|                      |_  ____ _          |
|          <-- A9 |_|7                   42|_| IPL2/0 <--      |
|                  _|                      |_  ____            |
|         <-- A10 |_|8                   41|_| IPL1 <--        |
|                  _|                      |_  ____            |
|         <-- A11 |_|9                   40|_| BERR <--        |
|                  _|                      |_  ___             |
|         <-- A12 |_|10                  39|_| VPA <--         |
|                  _|                      |_                  |
|         <-- A13 |_|11                  38|_| E -->           |
|                  _|                      |_  _____           |
|         <-- A14 |_|12      68008       37|_| RESET <-->      |
|                  _|                      |_  ____            |
|             Vcc |_|13                  36|_| HALT <-->       |
|                  _|                      |_                  |
|         <-- A15 |_|14                  35|_| GND             |
|                  _|                      |_                  |
|             GND |_|15                  34|_| CLK <--         |
|                  _|                      |_  __              |
|         <-- A16 |_|16                  33|_| BR <--          |
|                  _|                      |_  __              |
|         <-- A17 |_|17                  32|_| BG -->          |
|                  _|                      |_  _____           |
|         <-- A18 |_|18                  31|_| DTACK -->       |
|                  _|                      |_    _             |
|         <-- A19 |_|19                  30|_| R/W -->         |
|                  _|                      |_  __              |
|         <--> D7 |_|20                  29|_| DS -->          |
|                  _|                      |_  __              |
|         <--> D6 |_|21                  28|_| AS -->          |
|                  _|                      |_                  |
|         <--> D5 |_|22                  27|_| D0 <-->         |
|                  _|                      |_                  |
|         <--> D4 |_|23                  26|_| D1 <-->         |
|                  _|                      |_                  |
|         <--> D3 |_|24                  25|_| D2 <-->         |
|                   |______________________|                   |
|                                                              |
|                                                              |
|Written by     Jonathan Bowen                                 |
|               Programming Research Group                     |
|               Oxford University Computing Laboratory         |
|               8-11 Keble Road                                |
|               Oxford OX1 3QD                                 |
|               England                                        |
|                                                              |
|               Tel +44-865-273840                             |
|                                                              |
|Created        November 1984                                  |
|Updated        April 1985                                     |
|Issue          1.1                Copyright (C) J.P.Bowen 1985|
----------------------------------------------------------------
----------------------------------------------------------------
|Mnemonic   |XNZVC|BWL|Description           |Notes            |
|-----------+-----+---+----------------------+-----------------|
|ABCD  s,d  |*?*?*|X  |Add BCD format        |d=BCD{d+s+X}     |
|ADD   s,d  |*****|XXX|Add binary            |d=d+s            |
|ADDA  s,An |-----| XX|Add Address           |An=An+s          |
|ADDI  #e,d |*****|XXX|Add Immediate         |d=d+e            |
|ADDQ  #q,d |*****|XXX|Add Quick             |d=d+q            |
|ADDX  s,d  |*****|XXX|Add Extended          |d=d+s+X          |
|AND   s,d  |-**00|XXX|Logical AND           |d=d&s            |
|ANDI  #e,d |-**00|XXX|Logical AND Immediate |d=d&e            |
|ASlr  d    |*****|XXX|Arithmetic Shift      |d=d*2 or d=d/2   |
|Bcc   l    |-----|XX |Branch conditionally  |If cc BRA        |
|BCHG  s,d  |--*--| XX|Bit test and Change   |BTST,d<s>=Z      |
|BCLR  d    |--*--| XX|Bit test and Clear    |BTST,d<s>=0      |
|BRA   l    |-----|XX |Branch Always         |PC=l             |
|BSET  d    |--*--| XX|Bit test and Set      |BTST,d<s>=1      |
|BSR   l    |-----|XX |Branch to Subroutine  |-[SP]=PC,PC=l    |
|BTST  d    |--*--| XX|Bit Test              |Z=~d<s>          |
|CHK   s,Dn |-*???| X |Check register        |If 0>Dn>s $[18H] |
|CLR   d    |-0100|XXX|Clear operand         |d=0              |
|CMP   s,Dn |-****|XXX|Compare               |Dn-s             |
|CMPA  s,An |-****|XXX|Compare Address       |An-s             |
|CMPI  #e,d |-****|XXX|Compare Immediate     |d-e              |
|CMPM  s,d  |-****|XXX|Compare Memory        |d-s              |
|DBcc  Dn,l |-----|   |Decrement and Branch  |If~cc&Dn-1~-1 BRA|
|DIVS  s,Dn |-***0| X |Signed Division       |Dn={Dn%s,Dn/s}   |
|DIVU  s,Dn |-***0| X |Unsigned Division     |Dn={Dn%s,Dn/s}   |
|EOR   Dn,d |-**00|XXX|Exclusive OR          |d=dxDn           |
|EORI  #e,d |-**00|XXX|Exclusive OR Immediate|d=dxe            |
|EXG   r,r  |-----|  X|Exchange registers    |r<->r            |
|EXT   Dn   |-**00| XX|Extend sign           |Dn<hi>=Dn<7or15> |
|JMP   d    |-----|   |Jump                  |PC=d             |
|JSR   d    |-----|   |Jump to Subroutine    |-[SP]=PC,PC=d    |
|LEA   s,An |-----|  X|Load Effective Address|An=EA{s}         |
|LINK An,#nn|-----|   |Link and allocate     |-[SP]=An=SP=SP+nn|
|LSlr  d    |***0*|XXX|Logical Shift         |d=->{C,d,0}<-    |
|MOVE  s,d  |-**00|XXX|Move data             |d=s              |
|MOVE  s,CCR|*****| X |Move to CCR           |CCR=s            |
|MOVE  s,SR |*****| X |Move to SR            |SR=s             |
|MOVE  SR,d |-----| X |Move from SR          |d=SR             |
|MOVE USP,An|-----|  X|Move User SP          |USP=An or An=USP |
|MOVEA s,An |-----| XX|Move Address          |An=s             |
|MOVEM s,d  |-----| XX|Move Multiple register|rr=s or d=rr     |
|MOVEP s,d  |-----| XX|Move Peripheral data  |d=Dn or Dn=s     |
|MOVEQ #q,d |-**00|  X|Move Quick            |d=q              |
|MULS  s,Dn |-**00| X |Signed Multiply       |Dn<0:31>=Dn*s    |
|MULU  s,Dn |-**00| X |Unsigned Multiply     |Dn<0:31>=Dn*s    |
|NBCD  d    |*?*?*|X  |Negate BCD format     |d=BCD{-d-X}      |
|NEG   d    |*****|XXX|Negate                |d=-d             |
|NEGX  d    |*****|XXX|Negate with Extend    |d=-d-X           |
|NOP        |-----|   |No Operation          |                 |
|NOT   d    |-**00|XXX|Logical NOT           |d=~d             |
|OR    s,d  |-**00|XXX|Inclusive OR          |d=dvs            |
|ORI   #e,d |-**00|XXX|Inclusive OR Immediate|d=dve            |
|PEA   s    |-----|  X|Push Effective Address|-[SP]=EA{s}      |
|RESET      |-----|   |Reset external devices|Reset line=0     |
|ROlr  d    |-**0*|XXX|Rotate                |d=->{d}<-        |
|ROXlr d    |***0*|XXX|Rotate with Extend    |d=->{d}<-,X=C    |
|RTE        |*****|   |Return from Exception |SR=[SSP]+,RTS    |
|RTR        |*****|   |Return and Restore    |SR<0:4>=[SP]+,RTS|
|RTS        |-----|   |Return from Subroutine|PC=[SP]+         |
|SBCD  s,d  |*?*?*|X  |Subtract BCD format   |d=BCD{d-s-X}     |
|Scc   d    |-----|X  |Set conditionally     |d=0 or d=-1      |
|STOP  #nn  |*****|   |Load status and Stop  |SR=nn, wait      |
|SUB   s,d  |*****|XXX|Subtract binary       |d=d-s            |
|SUBA  s,An |-----| XX|Subtract Address      |An=An-s          |
|SUBI  #e,d |*****|XXX|Subtract Immediate    |d=d-e            |
|SUBQ  #q,d |*****|XXX|Subtract Quick        |d=d-q            |
|SUBX  s,d  |*****|XXX|Subtract with Extend  |d=d-s-X          |
|SWAP  Dn   |-**00| X |Swap register halves  |Dn<hi><->Dn<lo>  |
|TAS   d    |-**00|X  |Test And Set          |d<7>=1           |
|TRAP  #n   |-----|   |Trap          (n=0-15)|$[80H+4*n]       |
|TRAPV      |-----|   |Trap on Overflow      |If V=1 $[1CH]    |
|TST   d    |-**00|XXX|Test                  |d                |
|UNLK  An   |-----|   |Unlink                |SP=An,An=[SP]+   |
|-----------------+---+----------------------------------------|
|DC e(,...)       |XXX|Define Constant                         |
|DS e             |XXX|Define Storage                          |
----------------------------------------------------------------
----------------------------------------------------------------
|Mnemonic   |XNZVC|BWL|Description                             |
|-----------+-----+---+----------------------------------------|
| CCR       |-*01?|   |Unaffected/affected/reset/set/unknown   |
| T         |     |   |Trace mode flag (Bit 15)                |
| S         |     |   |Supervisor/user mode select (Bit 13)    |
| In        |     |   |Interrupt mask flag #n (Bits 8-10,n=0-2)|
| X         |X    |   |Extend flag (Bit 4)                     |
| N         | N   |   |Negative flag (Bit 3)                   |
| Z         |  Z  |   |Zero flag (Bit 2)                       |
| V         |   V |   |Overflow flag (Bit 1)                   |
| C         |    C|   |Carry flag (Bit 0)                      |
|-----------------+---+----------------------------------------|
| .B              |X  |Byte attribute (8-bit, .S for branch)   |
| .W              | X |Word attribute (16-bit)                 |
| .L              |  X|Long word attribute (32-bit)            |
|---------------------+----------------------------------------|
| Dn                  |Data register direct addressing         |
| An                  |Address register direct addressing      |
| [An]                |Register indirect addressing            |
| [An]+               |Post-increment register indirect addr.  |
| -[An]               |Pre-decrement register indirect addr.   |
| n[An]               |Offset register indirect addressing     |
| n[An,r]             |Index register indirect addressing      |
| nn                  |Short absolute data addressing          |
| nnnn                |Long absolute data addressing           |
| nn                  |Program counter relative addressing     |
| nn[r]               |Program counter with index addressing   |
| #e                  |Immediate data addressing               |
|---------------------+----------------------------------------|
| An                  |Address register (16/32-bit, n=0-7)     |
| CCR                 |Condition Code Register (8-bit, low SR) |
| Dn                  |Data register (8/16/32-bit, n=0-7)      |
| PC                  |Program Counter (24-bit)                |
| SP                  |Active Stack Pointer (equivalent to A7) |
| SR                  |Status Register (16-bit)                |
| SSP                 |Supervisor Stack Pointer (32-bit)       |
| USP                 |User Stack Pointer (32-bit)             |
|---------------------+----------------------------------------|
| BCD{ }              |Binary Coded Decimal value of operand   |
| EA{ }               |Effective Address of operand            |
| cc                  |Condition = (T/F/HI/LS/CC/CS/NE/EQ/     |
|                     |           VC/VS/PL/MI/GE/LT/GT/LE)     |
| d  s                |Destination/source                      |
| e  n  nn  nnnn      |Any/8-bit/16-bit/32-bit expression      |
| l                   |Branch displacement label (8/16-bit)    |
| lr                  |Left/right direction = (L/R)            |
| q                   |Quick expression (1-8)                  |
| r                   |Any register An or Dn                   |
| rr                  |Multiple registers (-=range,/=separator)|
| +  -  *  /  %       |Add/subtract/multiply/divide/remainder  |
| &  ~  v  x          |AND/NOT/inclusive OR/exclusive OR       |
| ->{ }<-             |Rotate operand(s) left or right         |
| <->                 |Exchange operands                       |
| [ ]                 |Indirect addressing                     |
| -[ ]  [ ]+          |Autoincrement/decrement indirect address|
| < >   < : >         |Bit number/bit range                    |
| <hi>  <lo>          |High half/low half of value             |
| { }   { , }         |Combination of operands                 |
| $                   |Software trap -[SP]=PC,-[SP]=SR,PC=...  |
|---------------------+----------------------------------------|
| 0000H to 0007H      |Reset vector (initial SSP and PC)  (0-1)|
| 0008H to 000BH      |Bus error vector                     (2)|
| 000CH to 000FH      |Address error vector                 (3)|
| 0010H to 0013H      |Illegal instruction vector           (4)|
| 0014H to 0017H      |Zero divide vector                   (5)|
| 0018H to 001BH      |CHK instruction vector               (6)|
| 001CH to 001FH      |TRAPV instruction vector             (7)|
| 0020H to 0023H      |Privilege violation vector           (8)|
| 0024H to 0027H      |Trace vector                         (9)|
| 0028H to 002FH      |Line 1010/1111 emulator vectors  (10-11)|
| 0030H to 003BH      |Unassigned (reserved)            (12-14)|
| 003CH to 003FH      |Uninitialised interrupt vector      (15)|
| 0040H to 005FH      |Unassigned (reserved)            (16-23)|
| 0060H to 0063H      |Spurious interrupt vector           (24)|
| 0064H to 007FH      |Level 1-7 interrupt auto-vectors (25-31)|
| 0080H to 00BFH      |TRAP #0-15 instruction vectors   (32-47)|
| 00C0H to 00FFH      |Unassigned (reserved)            (48-63)|
| 0100H to 03FFH      |User interrupt vectors          (64-255)|
----------------------------------------------------------------
}